(1) - EDA Playground

(1) - EDA Playground

Warning! This exercise has been opened in another tab; autosave has been disabled. Close this tab or refresh to reactivate.

testbench.sv

 
// Code your testbench here
// or browse Examples
module testbench();
  
  wire a;
  logic b;
  
  assign a = 1'b0;
    
    design design_inst(.*);
  
endmodule

design.sv

xxxxxxxxxx
 
// Code your design here
module design(
  input logic a,
  output logic b
);
  
  assign b=a;
  
endmodule

Log
Share