SystemVerilog Fork-Join_any example

Languages & Libraries

Testbench + Design

UVM / OVM

Other Libraries

Enable TL-Verilog

Enable Easier UVM

Enable VUnit

Examples

using EDA Playground
VHDL
Verilog/SystemVerilog
UVM
EasierUVM
SVAUnit
SVUnit
VUnit (Verilog/SV)
VUnit (VHDL)
TL-Verilog
e + Verilog
Python + Verilog
Python Only
C++/SystemC

203

 
//----------------------------------------------------------------------------------
//                      www.verificationguide.com
//----------------------------------------------------------------------------------
module fork_join;
  
  initial begin
    $display("-----------------------------------------------------------------");
    
    fork
      //-------------------
      //Process-1
      //-------------------
      begin
        $display($time,"\tProcess-1 Started");
        #5;
        $display($time,"\tProcess-1 Finished");
      end
      //-------------------
      //Process-2
      //-------------------
      begin
        $display($time,"\tProcess-2 Startedt");
        #20;
        $display($time,"\tProcess-2 Finished");
      end
    join_any
    
    $display($time,"\tOutside Fork-Join");
    $display("-----------------------------------------------------------------");
  
  end  
endmodule

design.sv

xxxxxxxxxx
 
// Code your design here
​

Languages & Libraries

Tools & Simulators

Examples