Verilog: bidirectional switches

Verilog: bidirectional switches - EDA Playground

Warning! This exercise has been opened in another tab; autosave has been disabled. Close this tab or refresh to reactivate.

testbench.sv

 
// Code your testbench here
// or browse Examples
​
module tb;
  reg in_out1, ctrl;
  wire in_out2, in_out2_if0, in_out2_if1;
  
  bidirectional_modeling bi_direct(in_out1, ctrl, in_out2, in_out2_if0, in_out2_if1);
  
  initial begin
    $monitor("At time = %0d: ctrl = %b, in_out1 = %b, in_out2 = %b, in_out2_if0 = %b, in_out2_if1 = %b", $time, ctrl, in_out1, in_out2, in_out2_if0, in_out2_if1);
    
    in_out1 = 0; ctrl = 0;
    
    #5 in_out1 = 1;
    #5 ctrl = 1;
    #5 in_out1 = 0;
  end
endmodule

design.sv

xxxxxxxxxx
 
// Code your design here
module bidirectional_modeling (
  input in_out1, ctrl,
  output in_out2, in_out2_if0, in_out2_if1);
  
  tran t1(in_out1, in_out2);
  tranif0 t2(in_out1, in_out2_if0, ctrl);
  tranif1 t3(in_out1, in_out2_if1, ctrl);
endmodule

Languages & Libraries

Tools & Simulators

Examples

or

or

or

or