event.sysytem_verilog - EDA Playground

event.sysytem_verilog - EDA Playground

Warning! This exercise has been opened in another tab; autosave has been disabled. Close this tab or refresh to reactivate.

testbench.sv

 
​
class sample;
event e2;
​
  task run(event e1);
    //#1;
    $display("process 3");
  endtask
endclass 
​
module top;
  sample s=new();
  event e;
initial begin 
    #1;
    wait(e.triggered());
    $display("process 1");
 end
initial begin
  #2;
  $display("process 2");
  ->e;
  s.run(e);
end
endmodule

design.sv

 
// Code your design here
​

Log
Share